262 lines
6.5 KiB
ArmAsm
262 lines
6.5 KiB
ArmAsm
# Copyright 2018 Canaan Inc.
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
# include "encoding.h"
|
|
|
|
# define LREG ld
|
|
# define SREG sd
|
|
# define LFREG fld
|
|
# define SFREG fsd
|
|
# define REGBYTES 8
|
|
# define STKSHIFT 15
|
|
|
|
.section .text.start, "ax", @progbits
|
|
.globl _start
|
|
_start:
|
|
j 1f
|
|
.word 0xdeadbeef
|
|
1:
|
|
csrw mideleg, 0
|
|
csrw medeleg, 0
|
|
csrw mie, 0
|
|
csrw mip, 0
|
|
la t0, trap_entry
|
|
csrw mtvec, t0
|
|
|
|
# enable FPU and accelerator if present
|
|
li t0, MSTATUS_FS
|
|
csrs mstatus, t0
|
|
|
|
# initialize global pointer
|
|
la gp, _gp
|
|
|
|
la tp, _end + 63
|
|
and tp, tp, -64
|
|
|
|
# get core id
|
|
csrr a0, mhartid
|
|
|
|
sll a2, a0, STKSHIFT
|
|
add tp, tp, a2
|
|
li t0, ((1 << STKSHIFT) * 3)
|
|
add sp, t0, tp
|
|
|
|
j _init_bsp
|
|
|
|
.globl trap_entry
|
|
.type trap_entry, @function
|
|
.align 2
|
|
trap_entry:
|
|
addi sp, sp, -REGBYTES
|
|
SREG t0, 0x0(sp)
|
|
csrr t0, mcause
|
|
bgez t0, .handle_other
|
|
# Test soft interrupt
|
|
slli t0, t0, 1
|
|
addi t0, t0, -(IRQ_M_SOFT << 1)
|
|
bnez t0, .handle_other
|
|
# Interupt is soft interrupt
|
|
# Get event
|
|
addi sp, sp, -REGBYTES
|
|
SREG t1, 0x0(sp)
|
|
la t0, xCoreSyncEvents
|
|
csrr t1, mhartid
|
|
slli t1, t1, 3
|
|
add t0, t0, t1
|
|
LREG t1, 0x0(sp)
|
|
addi sp, sp, REGBYTES
|
|
# Test ContextSwitch event
|
|
ld t0, 0x0(t0)
|
|
addi t0, t0, -2 # CORE_SYNC_CONTEXT_SWITCH
|
|
bnez t0, .handle_other
|
|
|
|
LREG t0, 0x0(sp)
|
|
addi sp, sp, REGBYTES
|
|
# Do not use jal here
|
|
j xPortSysTickInt
|
|
mret
|
|
.handle_other:
|
|
LREG t0, 0x0(sp)
|
|
addi sp, sp, REGBYTES
|
|
addi sp, sp, -64*REGBYTES
|
|
|
|
SREG x1, 1*REGBYTES(sp)
|
|
SREG x2, 2*REGBYTES(sp)
|
|
SREG x3, 3*REGBYTES(sp)
|
|
SREG x4, 4*REGBYTES(sp)
|
|
SREG x5, 5*REGBYTES(sp)
|
|
SREG x6, 6*REGBYTES(sp)
|
|
SREG x7, 7*REGBYTES(sp)
|
|
SREG x8, 8*REGBYTES(sp)
|
|
SREG x9, 9*REGBYTES(sp)
|
|
SREG x10, 10*REGBYTES(sp)
|
|
SREG x11, 11*REGBYTES(sp)
|
|
SREG x12, 12*REGBYTES(sp)
|
|
SREG x13, 13*REGBYTES(sp)
|
|
SREG x14, 14*REGBYTES(sp)
|
|
SREG x15, 15*REGBYTES(sp)
|
|
SREG x16, 16*REGBYTES(sp)
|
|
SREG x17, 17*REGBYTES(sp)
|
|
SREG x18, 18*REGBYTES(sp)
|
|
SREG x19, 19*REGBYTES(sp)
|
|
SREG x20, 20*REGBYTES(sp)
|
|
SREG x21, 21*REGBYTES(sp)
|
|
SREG x22, 22*REGBYTES(sp)
|
|
SREG x23, 23*REGBYTES(sp)
|
|
SREG x24, 24*REGBYTES(sp)
|
|
SREG x25, 25*REGBYTES(sp)
|
|
SREG x26, 26*REGBYTES(sp)
|
|
SREG x27, 27*REGBYTES(sp)
|
|
SREG x28, 28*REGBYTES(sp)
|
|
SREG x29, 29*REGBYTES(sp)
|
|
SREG x30, 30*REGBYTES(sp)
|
|
SREG x31, 31*REGBYTES(sp)
|
|
|
|
SFREG f0, ( 0 + 32)*REGBYTES(sp)
|
|
SFREG f1, ( 1 + 32)*REGBYTES(sp)
|
|
SFREG f2, ( 2 + 32)*REGBYTES(sp)
|
|
SFREG f3, ( 3 + 32)*REGBYTES(sp)
|
|
SFREG f4, ( 4 + 32)*REGBYTES(sp)
|
|
SFREG f5, ( 5 + 32)*REGBYTES(sp)
|
|
SFREG f6, ( 6 + 32)*REGBYTES(sp)
|
|
SFREG f7, ( 7 + 32)*REGBYTES(sp)
|
|
SFREG f8, ( 8 + 32)*REGBYTES(sp)
|
|
SFREG f9, ( 9 + 32)*REGBYTES(sp)
|
|
SFREG f10,( 10 + 32)*REGBYTES(sp)
|
|
SFREG f11,( 11 + 32)*REGBYTES(sp)
|
|
SFREG f12,( 12 + 32)*REGBYTES(sp)
|
|
SFREG f13,( 13 + 32)*REGBYTES(sp)
|
|
SFREG f14,( 14 + 32)*REGBYTES(sp)
|
|
SFREG f15,( 15 + 32)*REGBYTES(sp)
|
|
SFREG f16,( 16 + 32)*REGBYTES(sp)
|
|
SFREG f17,( 17 + 32)*REGBYTES(sp)
|
|
SFREG f18,( 18 + 32)*REGBYTES(sp)
|
|
SFREG f19,( 19 + 32)*REGBYTES(sp)
|
|
SFREG f20,( 20 + 32)*REGBYTES(sp)
|
|
SFREG f21,( 21 + 32)*REGBYTES(sp)
|
|
SFREG f22,( 22 + 32)*REGBYTES(sp)
|
|
SFREG f23,( 23 + 32)*REGBYTES(sp)
|
|
SFREG f24,( 24 + 32)*REGBYTES(sp)
|
|
SFREG f25,( 25 + 32)*REGBYTES(sp)
|
|
SFREG f26,( 26 + 32)*REGBYTES(sp)
|
|
SFREG f27,( 27 + 32)*REGBYTES(sp)
|
|
SFREG f28,( 28 + 32)*REGBYTES(sp)
|
|
SFREG f29,( 29 + 32)*REGBYTES(sp)
|
|
SFREG f30,( 30 + 32)*REGBYTES(sp)
|
|
SFREG f31,( 31 + 32)*REGBYTES(sp)
|
|
|
|
csrr a0, mcause
|
|
csrr a1, mepc
|
|
mv a2, sp
|
|
add a3, sp, 32*REGBYTES
|
|
bgez a0, .handle_syscall
|
|
.handle_irq:
|
|
jal handle_irq
|
|
j .restore
|
|
.handle_syscall:
|
|
jal handle_syscall
|
|
.restore:
|
|
# Remain in M-mode after eret
|
|
li t0, MSTATUS_MPP
|
|
csrs mstatus, t0
|
|
csrw mepc, a0
|
|
LREG x1, 1*REGBYTES(sp)
|
|
LREG x2, 2*REGBYTES(sp)
|
|
LREG x3, 3*REGBYTES(sp)
|
|
LREG x4, 4*REGBYTES(sp)
|
|
LREG x5, 5*REGBYTES(sp)
|
|
LREG x6, 6*REGBYTES(sp)
|
|
LREG x7, 7*REGBYTES(sp)
|
|
LREG x8, 8*REGBYTES(sp)
|
|
LREG x9, 9*REGBYTES(sp)
|
|
LREG x10, 10*REGBYTES(sp)
|
|
LREG x11, 11*REGBYTES(sp)
|
|
LREG x12, 12*REGBYTES(sp)
|
|
LREG x13, 13*REGBYTES(sp)
|
|
LREG x14, 14*REGBYTES(sp)
|
|
LREG x15, 15*REGBYTES(sp)
|
|
LREG x16, 16*REGBYTES(sp)
|
|
LREG x17, 17*REGBYTES(sp)
|
|
LREG x18, 18*REGBYTES(sp)
|
|
LREG x19, 19*REGBYTES(sp)
|
|
LREG x20, 20*REGBYTES(sp)
|
|
LREG x21, 21*REGBYTES(sp)
|
|
LREG x22, 22*REGBYTES(sp)
|
|
LREG x23, 23*REGBYTES(sp)
|
|
LREG x24, 24*REGBYTES(sp)
|
|
LREG x25, 25*REGBYTES(sp)
|
|
LREG x26, 26*REGBYTES(sp)
|
|
LREG x27, 27*REGBYTES(sp)
|
|
LREG x28, 28*REGBYTES(sp)
|
|
LREG x29, 29*REGBYTES(sp)
|
|
LREG x30, 30*REGBYTES(sp)
|
|
LREG x31, 31*REGBYTES(sp)
|
|
|
|
LFREG f0, ( 0 + 32)*REGBYTES(sp)
|
|
LFREG f1, ( 1 + 32)*REGBYTES(sp)
|
|
LFREG f2, ( 2 + 32)*REGBYTES(sp)
|
|
LFREG f3, ( 3 + 32)*REGBYTES(sp)
|
|
LFREG f4, ( 4 + 32)*REGBYTES(sp)
|
|
LFREG f5, ( 5 + 32)*REGBYTES(sp)
|
|
LFREG f6, ( 6 + 32)*REGBYTES(sp)
|
|
LFREG f7, ( 7 + 32)*REGBYTES(sp)
|
|
LFREG f8, ( 8 + 32)*REGBYTES(sp)
|
|
LFREG f9, ( 9 + 32)*REGBYTES(sp)
|
|
LFREG f10,( 10 + 32)*REGBYTES(sp)
|
|
LFREG f11,( 11 + 32)*REGBYTES(sp)
|
|
LFREG f12,( 12 + 32)*REGBYTES(sp)
|
|
LFREG f13,( 13 + 32)*REGBYTES(sp)
|
|
LFREG f14,( 14 + 32)*REGBYTES(sp)
|
|
LFREG f15,( 15 + 32)*REGBYTES(sp)
|
|
LFREG f16,( 16 + 32)*REGBYTES(sp)
|
|
LFREG f17,( 17 + 32)*REGBYTES(sp)
|
|
LFREG f18,( 18 + 32)*REGBYTES(sp)
|
|
LFREG f19,( 19 + 32)*REGBYTES(sp)
|
|
LFREG f20,( 20 + 32)*REGBYTES(sp)
|
|
LFREG f21,( 21 + 32)*REGBYTES(sp)
|
|
LFREG f22,( 22 + 32)*REGBYTES(sp)
|
|
LFREG f23,( 23 + 32)*REGBYTES(sp)
|
|
LFREG f24,( 24 + 32)*REGBYTES(sp)
|
|
LFREG f25,( 25 + 32)*REGBYTES(sp)
|
|
LFREG f26,( 26 + 32)*REGBYTES(sp)
|
|
LFREG f27,( 27 + 32)*REGBYTES(sp)
|
|
LFREG f28,( 28 + 32)*REGBYTES(sp)
|
|
LFREG f29,( 29 + 32)*REGBYTES(sp)
|
|
LFREG f30,( 30 + 32)*REGBYTES(sp)
|
|
LFREG f31,( 31 + 32)*REGBYTES(sp)
|
|
|
|
addi sp, sp, 64*REGBYTES
|
|
mret
|
|
|
|
.global _init
|
|
.type _init, @function
|
|
.global _fini
|
|
.type _fini, @function
|
|
_init:
|
|
_fini:
|
|
ret
|
|
.size _init, .-_init
|
|
.size _fini, .-_fini
|
|
|
|
.section ".tdata.begin"
|
|
.globl _tdata_begin
|
|
_tdata_begin:
|
|
|
|
.section ".tdata.end"
|
|
.globl _tdata_end
|
|
_tdata_end:
|
|
|
|
.section ".tbss.end"
|
|
.globl _tbss_end
|
|
_tbss_end:
|